

FIG. 1A

DYNAMICALLY ADJUSTABLE
DIGITAL GYRATOR HAVING
EXTENDED FEEDBACK




Fig. 1B

V/I Loadline






FIG. 2A

14
12




DYNAMICALLY
ADJUSTABLE
Digital Gyrator Example

FIG. 2B




CODEC and Telephone System Stability Block Diagram

Fig. 3



Simplified D/A Path

FIG. 4



DSP Based Gyrator Block Diagram

FIG. 5

ADRNG =	1.16
DCDIV =	130
DCGN =	5
DAGN =	1.25
DARNG =	1.4
INTGN =	.75

Input @ 4.6mV/LSB @TIP

$$1 / (.005 * 32768) = .00611 \text{ mA/LSB}$$

$$\text{Input Gain} \\ \frac{\text{ADRNG} * \text{DCDIV} * \text{DCGN} * \text{Filtgain}}{\text{Resistance}}$$

$$H(z) = \frac{\text{Input Gain}}{1 - \text{POLE} * z^{-1}}$$

$$\text{Feedback Gain} \\ \text{FAST POLE} \\ \text{Register High Word} \\ \text{Register Low Word} \\ \text{SLOW POLE} \\ \text{Register High Word} \\ \text{Register Low Word}$$

$$\begin{aligned} &\text{Positive Current Limit} \\ &\text{Register} \\ &\text{Current Limit} * .00611 \text{ ma/LSB} \\ &\text{If } I > \text{Current Limit, set } I = \text{Current Limit} \\ &\text{Hysteresis} \\ &z^{-1} \\ &\text{Precharge Current} \\ &\text{Register High Word} \\ &\text{Register Low Word} \end{aligned}$$

$$\text{CODEC Default Current} \\ 11\text{ma} / .00611 \text{ ma/BIT} = 0x708 \\ \text{Register}$$

$$\begin{aligned} &\sum \\ &\text{Negative Clipper} \\ &\text{If } < 0. \text{ Output} = 0 \\ &\sum \\ &\text{Output Gain} \\ &1 / (\text{DAGN} * \text{DARNG} * \text{INTGN}) \\ &\text{Sample and Hold} \\ &4X \\ &\text{Register} \\ &\downarrow \\ &\text{Data Out} \end{aligned}$$

FIG. G




FIG. 7A




FIG. 7B

10 Hz Fast DC Loop Filter Gain and Phase




FIG. 8A






FIG. 8B

1 Hz Slow DC Loop Filter Gain and Phase



First Order Filter Topology

Fig. 9



Final Low Pass Topology with glitch removed

Fig. 10




FIG. II A
DC Loop Filter Without Hysteresis




FIG. II B
DC Loop Filter With Hysteresis




FIG. 12A




FIG. 12B

TAS, PBX and Real Phone Line V/I Loadlines




FIG. 13A




FIG. 13B

TAS Termination with Lowpass Filter Cutoff = 1 Hz





FIG. 14A



TAS Termination with Lowpass Filter Cutoff = .1 Hz




FIG. 15
(PRIOR ART)




FIG. 16
(PRIOR ART)






FIG. 17
(PRIOR ART)

V/I Loadline



PRIOR ART

FIG. 18A



Basic External Gyrator Example

FIG. 18B
PRIOR ART